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Summary 
Phase shifter is an important component of the communication industry. The major areas 
of research for phase shifters are the reduction in size, phase error, production cost, and 
increase in bandwidth. The design of a novel MMIC 3 phase-state LC switched-filter 
phase shifter is presented. Three phase-state phase shifter is a kind of novel phase shifter 
design achieved by adding one additional phase setting to a conventional single-stage 2 
phase-state phase shifter. Thus each phase shifter has two differential phase shifts. The 
reason we choose LC topology to design our 3 state phase shifter is its smaller size, lower 
cost, wide bandwidth and easy implementation of lumped components. It is particularly 
attractive for monolithic integration because of lumped inductors and capacitors. The 
possibilities of using LC switched filter are analyzed and discussed. The novel 3 phase-
state LC switched-filter phase shifters are designed for differential phase settings: 
0°/11.25°/22.5° and 0°/33.75°/56.25°. The lower 3 bits of a conventional 5 bits phase 
shifter can be replaced by cascading two of the above 3 phase-state phase shifters. The 
same phase shift resolution of 11.25° is achieved. Finally the simulation results of each bit 
and cascading of the two bits are compared with the conventional 2 phase-state phase 
shifters. It yields very significant improvement of size and also shows satisfactory 
performance. The total RMS phase error of all the 8 phase states yielded by the cascading 
of the two bits is less than 1.05º and the phase error is well balanced over the bandwidth 
of 8 GHz to 10 GHz. The insertion losses are between –4.8+0.4 dB, with a maximum loss 
variation of 0.9 dB for all states over the 8 GHz to 10 GHz frequency range. By reducing 
the total bit number, a maximum return loss of –8.95 dB is obtained. 
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1.1 Background  
 
Phase shifter is a two-port device whose basic function is to provide a change in the 
insertion phase of a signal with minimal attenuation [1]. In many microwave 
communication, radar and measurement systems, phase shifters occupy a very important 
place. Particularly of interest is its function as a beam-forming network of an adaptive 
phased array antenna [2]. Phase shifters can be broadly classified as mechanical or 
electronic, depending on whether the phase control is achieved through mechanical or 
electronic tuning. Electronic phase shifters assume special significance because of their 
potential utility and volume requirement in phased array antenna systems for inertialess 
scanning [3]. 
 
Electronic phase shifters are those, which use control elements such as nip −−  diodes 
and Gallium Asenide (GaAs) FET to change the phase of the RF signal. These control 
elements are used either as series or shunt switches. Basically the phase shift is obtained 
by switching the control elements ON and OFF, such that the RF signal is suitably routed 
or switched within the circuit to give the desired phase shift. Depending on the type of 
electronic control medium or mechanism adopted, electronic phase shifters can be 
classified as ferrite, semiconductor device, active FET, or bulk semiconductor phase 
shifters. Depending on the type of operation, they can be categorized as analog or digital. 
Other classification can be in terms of the type of transmission structure and the 
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technology adopted for fabrication [3]. As an example, Monolithic Microwave Integrated 
Circuit (MMIC) phase shifters experience rapid development in recent years.  
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Analog and Digital Phase Shifter: 
Depending on the type of operation, phase shifters can be categorized as analog or digital, 
having reciprocal or nonreciprocal characteristics. Phase of analog phase shifters varies 
continuously while digital phase shifters have phase variation in discrete steps. A digital 
phase shifter generally consists of a cascade of several phase bits with phase shifts 
incremented in binary steps [1]. Since the bulk requirement of phase shifter is for phased-
array radar, digital types are preferred over analog ones in view of the flexibility they 
offer for interacting with the digital computer for control signals [2]. There are generally 
four types of circuits used in the design of digital phase shifters: switched line, hybrid 
coupled, loaded line, high-pass low-pass. 
 
MMIC and MIC Phase Shifter: 
In a hybrid microwave integrated circuit (MIC), all passive integrated circuit are deposited 
on the surface of a low-loss dielectric substrate, and discrete semiconductor devices are 
either bonded or soldered onto the passive circuit. In the monolithic microwave integrated 
circuit (MMIC) technique, the entire circuit consisting of passive circuit elements, active 
devices, and interconnections are formed inside on or within a semi-insulating, semi-
conducting substrate [3].  
 
The present trend is shifting towards MMIC from MIC. The main advantages of MMIC 
over MIC are its small size and weight, improved reliability and reproducibility through 
elimination of wire bonds, and its ability to incorporate multifunctional performance on a 
single chip [4]. Elimination of wire bonds and embedding of active devices within the 
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semi-conducting substrate minimize the undesired parasitic and, therefore, improve the 
bandwidth performance. Furthermore, the multifunctional capability on a single chip 
offers scope for realization of integrated receiver front end or transmit-receive modules, 
including the phase shifter. While the MMIC approach offers all the advantages of 
integration, it loses the flexibility of circuit tuning and troubleshooting available in hybrid 
MICs. This problem can however, be circumvented by the use of CAD techniques so that 
the need for circuit adjustments is minimized. 
 
Passive and Active Phase Shifter: 
Phase shifters that amplify the RF signal in addition to the phase shift are known as 
“active” phase shifters. The GaAs MESFET, in particular, the dual-gate MESFET, is the 
key control element that enables this dual function. In the passive phase shifter, the GaAs 
MESFET is operated only as a switch by controlling the gate voltage. In an active phase 
shifter, the GaAs MESFET is used as a switching amplifier (active switch). In the case of 
phased arrays, the use of GaAs FET active phase shifters offers an attractive alternative to 
separate phase shifter and amplifier, which relax the insertion loss and power-handling 
requirement of phase shifters. 
 
Application of Phase Shifters: 
The most important application of phase shifter is its function as a beam-forming network, 
in the phased array. A typical phase array can have thousands of radiating elements, with 
each antenna element connected to a phase shifter. Normally phase shifters are placed 
before the amplifiers and each antenna is fed separately so that the phase and amplitude of 
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the signal can be controlled independently. There are basically two types of phase shifters: 
constant time-delay devices and constant phase-delay devices. Correspondingly, there are 
usually two types of electronic scanning schemes in array radars: phase scanning and 
time-delay scanning as shown in Fig 1.2. A typical practical planar array may consist of 
1000 to 10,000 antenna elements and adopt one phase-delay device (phase scanning) or 
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Fig 1.2 (b) Schematic diagram of a linear time-delay scanning array  
 
In phase scanning, the phase-delay devices enable the beam to be scanned in both azimuth 
& elevation. If all the antenna elements are excited in phase, the radiated waves add 
coherently to form a wave front parallel to the line joining the antenna elements. Because 
the beam pointing direction is always perpendicular to the wave front, the radiated beam 
points in the broadside direction. In phased array, this wave front is adjusted by 
controlling the phase of the electromagnetic signal at the aperture of each of the radiating 
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as θωψ sina
Vc
=∆ . Where “a” is the space between the adjacent elements, cV  is the free-
space velocity and θ  is the scan angle. To scan the beam, ψ∆  is varied continuously (by 
analog phase shifters) or in discrete steps (by digital phase shifters). If the phase shift is 
independent of frequency (constant phase delay device), a small change in the operating 
frequency changes the beam pointing direction θ . Thus the bandwidth of the operating 
frequency is limited by the phase scanning scheme.  
 
This problem can be eliminated by using the constant time-delay device for which the 
phase delay ψ∆  is a linear function of frequency. As shown in Fig 1.2 (b) the phase-
delay devices are replaced by time-delay devices, which offer a linear phase frequency 
response. The incremental time delay between successive elements is θsin
cV
aT =∆ . The 
scan angle θ  depends on time delay and not frequency. However, for current technology, 
most time-delay devices are too lossy and expensive. On the other hand, phase-delay 
devices are produced relatively cheaper and have very low loss. 
 
The Phase_Cum_Time Delay Scanning scheme is a compromise, which uses a 
combination of constant phase delay and constant time delay devices as shown in Fig1.3. 
The phased array is divided into several sub-arrays and each sub-array is connected to a 
variable time-delay device. It can be seen that the pattern of each sub-array is steered by 
the phase-delay devices and the total radiation pattern is steered by both the time-delay 
devices and the phase-delay devices. The bandwidth of the phased array increases by a 
factor of (N+1), where (N+1) is the number of sub-arrays. Since only one time-delay 
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Among the four types of phase shifters, the switched line and reflection types of phase 
shifters are most suitable for constant time delay, while all four types can be made into 
constant phase-shift devices [5].  
 
The evolution of phased array techniques to its present sophisticated form is strongly 
based on the development of phase shifter technology. On the other hand, new vistas of 
application areas have opened up in radar, communication, and civilian sectors, 
demanding newer techniques and technologies for the phase shifters [3].    
 
1.2 Motivation 
The growing application of phase shifter in industrial applications addresses the need for 
reduced size, weight and cost without compromising on performance. The present trend is 
shifting towards MMIC from MIC because of its good reproducibility, reliable 
performance and small size. Since the main use of phase shifter is in phased array, the size 
and phase error is of great importance. The main motivation behind this project is to 
achieve a novel digital phase shifter design that can be implemented easily in MMIC form 
with reduced size, lower phase error and minimum cost of production.  
 
1.3 Achievements 
In this project, a novel type of 3 Phase-State Phase Shifter which utilizes a novel LC 
lumped components structure was designed. This is a new technique of building the phase 
shifter and fulfills the motivation behind the project.  
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This project has achieved the following objectives: 
1. Proposed a novel type of 3 phase-state LC switched-filter phase shifter. Detailed 
theoretical analyses are presented which will contribute to the future work.  
2. Designed a novel 3 phase-state LC switched-filter phase shifter using UMS 
foundry Ph25 process library and compared the simulation results with various 
types of conventional 2 phase-state phase shifters. (One Bit) 
3.  Designed two 3 phase-state phase shifters: 0°/11.25°/22.5° and 0°/33.75°/56.25°. 
It can be seen that three: 11.25°, 22.5°, 45° conventional 2 phase-state phase 
shifters can be replaced by cascading two 3 phase-state phase shifter: 
0°/11.25°/22.5° and 0°/33.75°/56.25°. The simulation results were also compared 
with the conventional 2 phase-state phase shifter. 
4. Achieved good performances of the above novel designs. 
 
1.4 Scope 
A completed MMIC phase shifter design consists of: 
• Analysis of the available technology and literature and choosing the circuit 
topology 
•  Understanding the foundry capability and choice of process library 
•  Theoretical design and developing proper optimization criteria 
• Simulation of the design using the foundry model 
• Mask layer design using the layout macros form the foundry 
• EM and statistical analysis 
• Delivery of chip and wire bonding of MMIC into alumina test jig 
                                                                                                                           Introduction 
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• Testing of MMIC  
 
The scope of this thesis is listed as follow: 
Chapter 1 gives the background of phase shifter applications and its classification. It also 
provides the motivation and objectives of the project. The scope of the project is also 
discussed. 
 
Chapter 2 reviews the literature survey on various designs of digital phase shifters and a 
summary of overall performance. 
 
Chapter 3 provides discussions on considerations and constraints of phase shifter design 
including the performance specifications, topology selection criteria and switching device 
configurations.  
 
Chapter 4 introduces the 3 phase-state phase shifter as well as the 3 phase-state phase 
shifter proposed by the author, using block diagrams.  
  
Chapter 5 presents the circuit diagram of the 3 phase-state phase shifter block proposed in 
Chapter 4. It also discusses the analysis and design of the circuit. 
  
Chapter 6 shows the simulation results of the proposed phase shifter and compares its 
performance with the performance of 2 phase-state designs.  
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Chapter 7 gives the summary of previous chapters as well as the performance of the novel 
3 phase-state LC switched-filter phase shifter. It also looks into the future developments 
and improvement on this project. 
 
The abstract published by “Progress in Electromagnetics Research Symposium”, July 5-
14, 2000, Cambridge, MA, USA, is given in the Appendix. It should be noted that only 
abstracts are published in the proceedings. 
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2.1 Introduction  
Since 1960s, significant advances have taken place in semiconductor phase shifter, which 
is one of the most important and well-developed types of phase shifter, including P-I-N 
and GaAs FET types. In recent years, because of its compatibility with GaAs technology, 
the phase shifters using GaAs FET as switches have been experiencing a rapid 
development [6, 7, 8]. Digital phase shifters employing GaAs FET are of particular 
interests due to its ultra-fast switching speed [9]. This chapter is intended to provide a 
brief overview of various types of digital FET phase shifters. This is followed by a review 
of recent developments reported on the different types of FET phase shifters.  
 
All the FET phase shifters can be mainly classified into two categories: reflective type and 
transmission type.  
 
2.2 Reflective Phase Shifter 
The reflection-type phase shifter is basically a one-port device in which there is reflection 
of a microwave signal at the termination of a transmission line. The magnitude of the 
reflection coefficient should ideally be unity, and phase shift is given by the change in the 
phase of the reflection coefficient between the two switching states [3]. A reflective-type 
circuit can be represented as a passive network terminated in an ideal on/off switch as 
shown in Fig 2.1. In most of the reflective-type circuits both the incident and reflective 
signals are separated using a circulator or a 3dB hybrid couplers. 
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                          iV  
                                                                                                           On-off Switch 
                          rV  
Fig 2.1 Schematic of a reflection-type network 
 
2.2.1 Circulator Coupled Phase Shifter 
The circulator is used to separate the incident and the reflective signals. The transmission 
coefficient T between the input and output ports is equal to the reflection coefficient Γ of 
the reflective network. Consider the Fig 2.2. The ports 1 and 2, 2 and 3, and 3 and 1 are 
coupled while no power goes into 3 directly from 1, from 3 to 2 and from 2 to 1. 
Therefore input is at port 1 and the signal goes to 2 where its gets reflected and then the 
signal goes from 2 to port 3 which is the output port. When the switch is on let the 
reflection coefficient be Γ. When the switch is off we introduce an extra electrical length 
β1 and the reflection coefficient is Γ Le β− . Hence the differential phase shift is given by 
phase difference in two states, which is lβ . 





Fig 2.2 Circulator coupled phase shifter 
 







Port 1  
Port 3   
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2.2.2 Hybrid Coupled Phase Shifters 
The hybrid coupled phase shifter [10] makes use of a 3dB, 90˚ hybrid coupler with two of 
its ports terminated in symmetric phase-controllable reflective networks. As shown in Fig 
2.3, an input signal at port 1 gets divided equally but in quadrature phase at the two-
coupled ports. On reflection from the two identical terminations, the two signals add up at 
port 2 but cancel at port 1. Phase shift corresponds to the additional path length traversed 
by signal between the two switching states.  
                                                                                                             l /2 
          Port 1                                                                                                 S.C. 
          Port 2 
                                                                                                                    S.C. 
 
Fig 2.3 Schematic of hybrid coupled phase shifter 
 
The commonly used 3dB hybrid couplers are branch line coupler, rat race hybrid coupler 
and parallel-coupled backward-wave (Lange) coupler. The bandwidth of the phase shifter 
bit is governed by the bandwidth of the coupler as well as the reflective network. The 
coupler bandwidth is assessed from its characteristics in terms of power split, phase 
relationship between the output ports, input VSWR, and isolation as function of 
frequency. Considering a combination of all these factors, the useful bandwidth of the 
branch-line coupler, the rat-race coupler, and the parallel-coupled backward-wave coupler 
as 3-dB hybrids is approximately 10%, 20% and 35%, respectively. 
3 dB, 90° 
Hybrid 
Coupler 
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For the parallel-coupled backward-wave couplers on microstrip lines, there can be 
problems in implementing as the spacing gets smaller and it is harder to etch. However 
there is additional advantage that there is no need of any dc block as the input and output 
ports are coupled to the reflective network.   
 
2.3 Transmission Type 
An ideal transmission type phase shifter is a two-port network in which the phase of the 
transmission coefficient through the network is altered by means of a switch, while the 
magnitude remains unity in both the states. The phase shift is given by the change in the 
transmission phase through the network. Fig 2.4 shows the general schematic of the 
transmission type phase shifting network. The passive network can be lumped or 
distributed and the switch may be series or shunt mounted. Switching between the two 
states is equivalent to passing the RF signal through two different circuit paths. The 




                                         0Z                                          0Z  
 
                                                        On-off Switch 
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2.3.1 Switched Line Type 
Among all the various types of digital phase shifters, switched line is also most popular 
due to the ease of analysis. The switched line phase shifter is basically a time-delay circuit 
in which phase shift is obtained by switching between two transmission line sections of 
different lengths. 
                                                                             2θ   
  
                            Port 1                                                                                 Port 2 
                                                                         1θ   
Fig 2.5 Schematic of switched line phase shifter 
 
Consider the Fig 2.5. With appropriate switching states at the input and output, the RF 
signal is switched between a reference path ( 1θ ) and a phase shift path ( 2θ ). The 
difference in their electrical length determines the amount of differential phase shift 
 ( 12 θθφ −=∆ )                                                                                    (2.1) 
Where ( 1θ ) and ( 2θ ) is the transmission phase of the signal in the reference and phase 
shift path respectively and the electrical length of the line is characterized by equation 2.2.  
l
gλ
πθ 2=                                                                                               (2.2) 
 
Schiffman Phase Shifter   
 
The most common switched-line configurations are given in Fig 2.5. Fig 2.6 shows the 
schematic circuit of a Schiffman [11] phase shifter: a broadbanding technique of switched 
line type phase shifter. A nearly constant phase shift can be achieved over a wide 
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bandwidth. The signal switches between two sections; an all pass U-Section and a straight 
line of suitably chosen length, both operating in the TEM mode. The U-section is a 
section of coupled transmission line with two if its ends connected together. The phase 
shift of the U-Section is a sinusoidal function of frequency. 
 
                                                                   P       
 
 
                                                 3θ                                     2/2l  
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                                                                          1l  
                                                                    P′  
 
Fig 2.6 Schiffman phase shifter 
 
 
 The impedance looking into either port of Fig 2.6 is given by: 
oein ZZZ 00=                                                               (2.3) 
Where eZ0  and oZ0  are the even and the odd mode characteristic impedance of the 










R                                                         (2.4) 
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The analysis is based on even-odd mode analysis. If the diodes are assumed to be ideal, 
















ll                    (2.6) 
Hence, by controlling 1l , 2l  and 3θ  one can achieve the desired phase shift. Constant 
phase shift can be achieved over a wide bandwidth on the order of an octave. There are 
reports on this type of switched line type phase shifter at higher frequency and wider 
bandwidth [11, 12]. However, their performance deteriorates with increase in frequency 
and reduction in size.  
 
The main difference between the switched line type and reflective type phase sifter is the 
size of the shifting element. The reflective phase shifter uses the switching of load at 1 or 
2 of its terminations as phase shifting elements, the switched line type phase shifters uses 
the switching of signal path in different length. Generally the reflection type phase shifter 
uses less number of switches as compared to switched line type phase shifter. 
Nevertheless, both the designs are too big to be used at the monolithic level. 
 
2.3.2 Loaded Line Phase Shifter 
The loaded line phase shifter as shown in Fig 2.7 makes use of a transmission line loaded 
with a symmetric pair of switchable reactive elements. Although this design is more for 
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lower phase bits, there have been many attempts to build loaded line phase shifter for 90° 
and 180° bit. The spacing between the reactive elements as shown in Fig 2.7 is about a 
quarter wavelength such that the reflections from the reactive elements cancel at the input 
terminal at the design frequency.  
 
 
                                                                       θ  













Fig 2.7 Loaded line phase shifter 
 
The loaded line phase shifter in Fig 2.7 can be conveniently analyzed by using the ABCD 
matrix.  
Considering the shunt-loaded circuit with switches connected to susceptances 1NB  as 
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−                                                                   (2.10) 
If the switches are connected to susceptances 2NB , the transmission coefficient, phase and 
reflection coefficient are given by equations 2.8-2.10 respectively by replacing 1NB  
with 2NB . The phase shift φ∆  is equal to )12( φφ − . 
 
It has been found that the widest bandwidth is achieved when 2/πθ = , and 21 NN BB −= . 
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π                                                                     (2.12) 















                                                                              (2.13) 
Thus by controlling the value of 1NB  we can achieve the desired phase shift, the loaded 
line phase shifter is particularly useful for a small phase shifts up to 45°. This is due to the 
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fact that the susceptance magnitude must be kept small for a good input match over the 
desired frequency band. Loaded line phase shifter are used to provide a relatively small 
phase shift, typically less than 90° as reported in some papers. Hence, we look into some 
other design techniques used to achieve higher phase bits. 
 
 2.3.3 Switched Filters Type 
Switched filters phase shifter is a relatively new type of phase shifter. These structures are 
recommended for use at lower frequencies and are also the most promising ones for 
monolithic realization using either Schottky diodes or MESFETs as switching elements. 
When the switches are connected to the low-pass filter, the signal passing through the 
circuit undergoes a phase delay, and when the switches are connected to the high-pass 
filter, the circuit provides a phase advance. Phase shift is obtained by switching between 
the two filter circuits. This class of phase shifters is known as switched filter design and it 
can be divided into distinct groups: conventional and embedded MESFETs. 
 
2.3.3.1 Conventional High-Pass Low-Pass Phase Shifter 
The basic structure of high-pass low-pass phase shifter is shown in Fig 2.8. A low-pass 
filter comprised of series inductors and shunt capacitors provides phase delay to signals 
passing through it, and a high-pass filter comprised of series capacitors and shunt 
inductors provides phase advance. Since the passive components used are very small, 
therefore, the size of phase shifter is the smallest as compared to all the previously 
mentioned types of phase shifter designs.  
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         jXN              jXN
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        -jXN -jXN
     -jBN
                
Fig 2.8 High-pass low-pass phase shifter 
 
When the elements of Fig 2.8 are switched in the low-pass sate, the transmission 







=     (2.14) 
Where NX  and NB  represent the normalized reactance and susceptance, respectively. 














XBXBφ       (2.15) 
When the circuit is switched to the high-pass state, the transmission coefficient 21S  and 
the transmission phase 2φ  are obtained by replacing NB  by – NB  and NX  by – NX  in the 













XBXBφφφ    (2.16) 
Assuming the phase shifter to be loss-less and imposing the condition of perfect match, 










Xφ                             (2.17) 
                                                                                                                 Literature Review 
                                                                     24
The frequency response of the two filter circuits is such that as the frequency is increased, 
the increase in phase delay in the low-pass state is compensated by the decrease in phase 
advance in the high state. Thus a constant phase shift is obtained over a large bandwidth. 
 
2.3.3.2 Embedded Switched Filters Phase Shifter 
It can be seen that the High-pass Low-pass phase shifter can achieve constant phase shift 
with low VSWR over a fairly large bandwidth. But in such a design, the off state 
capacitance of the FETs tends to degrade the performance and limit the bandwidth of the 
phase shifter. The total capacitor shunting the high-impedance switch state is large. In 
order to realize the switching action, this capacitance must either be resonated or its effect 
must be included in the design of the impedance-matching sections. In both cases, 
bandwidth is limited.  
 
By selection of appropriate circuit topologies, it is possible to incorporate switching FET 
off-state capacitances as filter elements. Since these capacitances are no longer undesired 
parasitic, high performance, broadband phase shifter response is more easily achieved.  In 
this way, the maximum theoretical bandwidth that a high-pass low-pass section can 
provide is achieved despite non-ideal switching elements. 
 
Their theoretical analysis is similar with the conventional one. The circuit takes into 
account of FET parameters as part of the filter networks so that the need to parallel 
resonate the off state capacitance can be eliminated. By doing this, the theoretical 
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bandwidth can be easily achieved [4, 13, 14]. Figs 2.9 and 2.10 show some typical circuit 































           
Fig 2.9 Embedded switched filter phase shifter-I 
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Fig 2.10 Embedded switched filter phase shifter-II 
 
2.4 Recent Development of Digital Phase Shifter 
In 1982, an X-Band GaAs monolithic passive phase shifter with 22.5°, 45°, 90° and 180° 
phase bits were developed using FET switches by Yalcin Ayasli [15]. By cascading all 
four bits, a four bit digital phase shifter with 5.1+0.6 dB insertion losses is realized on a 
single 6.4 1.09.7 ××  mm 2  chip. Although this chip is able to satisfy the insertion loss 
requirement of this project, it has a RMS phase error from 39.4° to 8.7° across X-Band 
frequencies. The large size is because of its extensive use of distributed components. 
 
In 1988, state-of-art V-Band monolithic digital and analog phase shifters using FETs and 
varactor diodes have been developed [16]. At 60 GHz, the single-bit FET and varactor 
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branch-line phase shifter achieved 129° phase shift with insertion loss less than 11.4 dB 
and 54° with insertion loss less than 1.3 dB, respectively. Four cascaded FET branch-line 
phase shifters achieved 360° phase shift in 22.5° steps with insertion loss from 4.5 to 7.5 
dB. Although the branch-line phase shifter has only an area of 3.25.1 ×  mm 2 , it must be 
noted that it is operating at 60 GHz. To use this design at lower frequency band would 
have much larger size of chip. 
 
Also in 1988, a 2-18 GHz monolithic phase shifter for electronic phased array 
applications was developed [17]. The principle of operation is based on the quadrature 
vectorial theory. The originality of this device is to use one FET for the 180° phase shifter 
and high-pass low-pass filters for the 90° phase shifter. The recombination of modulation 
of the four vectors in quadrature is achieved by a conventional double-gate line, single-
drain traveling wave combiner. The phase shifter requires 5 chips over 32.8 ×  mm 2  and 
represents 10 dB insertion loss. 
 
In 1988 again, a five bits MMIC phase shifter that covered over two octaves of bandwidth 
have been demonstrated [18]. The phase shifter composed of four separate phase shifter 
sections consisting of a 180° bit, a 90° bit, a 45° bit, and a combined 22.5°/11.25° bit 
section. The phase shifter has RMS phase error of 5.7° with average insertion loss of 10 
dB. However, the phase shifter is rather large ( 58×  mm 2 ). 
 
A novel design for a MMIC 180° phase shifter was reported in 1992 [19]. The design is 
based on the high-pass low-pass filter phase shifter but with optimization to reduce the 
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number of components needed. The reduction of components can be achieved by 
changing the topology of the network with switching elements, thus reusing some 
components of the high-pass filter in the low-pass filter. Although this design reduces the 
size of the circuit, it also reduces the bandwidth of the phase shifter. Besides, the 
reduction of size is through reducing the number of capacitors and FETs, which is rather 
small on MMIC anyway. Therefore the saving in space that it has is not significant. 
 
Finally, in 1995, a five bit MMIC phase shifter was described with the best reported 
performance levels over the 6 to 18 GHz band [20]. The phase shifter was specially 
designed to be tolerant of expected processing variations and to minimize production 
costs. The RMS phase error is reported as 4.7° and insertion loss of 14.1 dB. Again, the 
dimension of the completed chip is rather large ( 8.32.4 ×  mm 2 ) because it uses 3 
quarterwave couplers in the design. 
 
Therefore, it can be seen that most of the previous designs had used distributed 
components, especially quarterwave couplers, thereby increasing the size of the phase 
shifters. Furthermore, some of the reported circuits have insertion loss > 8dB while others 
have RMS phase error > 5°. Thus, a different approach should be used to attempt to 
reduce the size of the phase shifter.  
 
                                                                                 Design Selections and Considerations 
                                                                     29
Chapter 3 
  
Design Selections and Considerations 
 
 
3.1 Introduction  
Phase shifter design consists of choosing the circuit topology, then carefully setting up a 
model for optimization with CAD software, developing proper optimization criteria, 
fabrication and test [8]. In this chapter, we discuss aspects that the designer has to take 
into account in phase shifter design including broad selection criteria for phase shifters, 
the design consideration of switch devices as well as tolerable tradeoff expected to 
achieve a more complete design. 
 
3.2 Phase Shifter Specifications 
Multi-bit phase shifters are realized using one or more of the following circuit techniques: 
switched line, hybrid coupled, loaded line and high-pass low-pass. The choice between 
these topologies depends on the phase shifter specifications for a given application, such 
as the power handling capability, number of switch device, insertion loss, circuit 
complexity, and size.  
 
The commonly specified electrical parameters of an electronic phase shifter are:  
• Center frequency of operation: It is an important factor when choosing the design 
topology. We will discuss in detail in the following section. 
• Bandwidth: The bandwidth of the phase shifters will affects the bandwidth of the 
whole system.  
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• Insertion Loss: The insertion loss should be as low as possible. In the transmitter 
mode, insertion loss in the phase shifter results in loss of transmitter power and 
heating of the phase shifter due to power dissipation. In the receiver mode, it 
results in lowering the signal-to-noise ratio. An insertion loss of about 0.8 dB is 
typical for phase shifters used in C and X-band radars. 
• VSWR or Return Loss: The return loss should be as low as possible.  
• Phase Shifter Error: This is a RMS (root-mean-square) phase error from the 
designed phase shift due to variations with frequency, phase state, power, and 
temperature. When considering a large number of phase shifters, the calculation of 
this error may include variations from unit to unit. Phase error reduces the antenna 
gain in a transmitting array and raises sidelobes in a receiving array. The RMS 
error permissible in a phase shifter typically is up to about 6°. 
• Switching Time: The time needed to switch the phase shifter to a particular phase 
state should be as short as possible. Longer switching time will enlarge the 
minimum detectable radar range when nonreciprocal phase shifters are used or a 
burst of pulses is transmitted in different directions. Switching time requirements 
in practice normally lie in the range 1 sµ  to about 150 sµ , which is easily met by 
the phase shifters. 
• Driver and Driver Power: The driver circuit configuration is as important as the 
phase shifter, and the two are generally considered together as an integral package. 
The drive power to the phase shifter should be as small as possible. A large drive 
power generates more heat and may require a more complex driver. 
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• Power-Handling Capability: The transmitter power requirement depends on the 
radar range and data rate of the system design. In the transmitter mode, the phase 
shifter must be capable of handling much more power than in the receiver mode. 
The maximum power-handling capability in semiconductor phase shifters is 
decided by the topology of the phase shifters and the maximum voltage and 
current that the solid-state switches can withstand. 
• Bit Phase Shifting: As compared with analog phase shifters, digital phase shifters 
offer greater speed of operation and ease in interface with control computers. The 
number of bits needed is determined by the radar design requirements, in 
particular, the number of radiating elements, element spacing, and scan angle 
increment. For larger arrays, the phase increment can be coarse; equivalently, 
number of bits can be smaller. Practical phased arrays generally use 4-bit phase 
shifters as a compromise among cost, size, insertion loss, and system performance. 
However, for applications that demand very low sidelobe levels with a fewer 
number of antenna elements, up to 8-bit phase shifters have been used. 
• Physical Size and Weight: The inter-element spacing in an array is generally 2/λ . 
Hence, the phase shifter module (with driver) should fit within cross-sectional area 
of 2/2/ λλ × . 
 
The phase shifter specifications for a given application are governed by the system 
requirements. For example, phased array radars employing thousands of elements 
particularly call for a careful selection of phase shifters, because the performance and cost 
of each phase shifter directly reflect on the overall performance and cost of the system. 
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For all application, it is desirable to have the insertion loss, drive power, and phase error 
as low as possible. It may be noted that in the case of active phase shifters, insertion gain 
is to be specified in place of insertion loss. The physical size and weight of the phase 
shifter should be minimized for use in mobile and airborne systems, whereas for ground 
based systems the requirements can be relaxed.  
 
3.3 Comparison of Four Different Types of Phase Shifter Topology  
After talking about the selection criteria of phase shifter, we will compare the 
performance of four different types of phase shifter in this section. We will also give the 
typical performance characteristics presented in the literature. 
 
With appropriate choice of transmission media, all the four types of phase shifters can be 
fabricated in convenient sizes at microwave and millimeter-wave frequencies. But at 
lower frequency, because of the need to use long line lengths, the switched-line, hybrid 
coupled, and loaded-line phase shifters become physically large in size. The high-pass 
low-pass phase shifter is recommended because it is implemented using lump elements. 
Because of the more and more wide application of microwave and millimeter-wave 
circuits, this difference has distinguished.  
 
The switched-line and reflection types of phase shifters are time delay devices. Phase shift 
will be proportional to frequency. For switched-line phase shifter, wide bandwidth may be 
achieved by using a Schiffman phase shifter in one of the transmission paths. The phase 
shift of the Schiffman coupled section is a linear function of frequency plus a sinusoidal 
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function of frequency. Wide bandwidth in the order of an octave can be achieved by 
careful design. For a hybrid coupled phase shifter, the bandwidth performance can be 
improved by suitably designing the reflective circuit to compensate for the frequency-
dependent phase shift error due to the coupler. Another approach is to design the coupler 
and the reflective circuit independently so that each offers broadband performance. 
 
When °= 90θ , the loaded-line phase shifter has the best bandwidth performance. For 
example, for a 22.5° phase bit, the percentage bandwidth over which VSWR is <2 and 
phase shift error is <2% is reported to be about 43% when °= 90θ , and 12% when 
°= 75θ .  
 
High-pass low-pass phase shifter has the potential of providing the greatest bandwidth. 
When the frequency is increased, the phase delay increase in the low-pass state is 
compensated for by phase advance lost in the high-pass state. The net effect is that the 
phase shift tends to stay matched as frequency changes. A phase shift of 90° ± 2° is 
obtainable over almost an octave, while the smaller phase shifts are available over more 
than an octave. The bandwidth of the large phase-shift bits may be improved by using 
more elements in the high-pass and low-pass circuits.  
 
Insertion Loss and Power Handling Capability: 
For the switched-line phase shifter, both the peak power capability and the insertion loss 
are independent of the phase shift. On the other hand, in the hybrid coupled and loaded 
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line phase shifter bits, the smaller the phase shift is, the higher the peak power capability 
is and the smaller the insertion loss is.  
 
If we consider a 180° phase bit, the switched line circuit offers the maximum peak power 
capability. The insertion loss is the same as that for the hybrid coupled bit. Another 
advantage of the switched line phase shifter is that switches contribution to insertion loss 
is practically the same in both the switching states, and any loss variation is due to the 
path difference between the two switched paths. The circuit is simple because no special 
matching circuit is required to equalize the insertion loss. The disadvantages are that it 
requires four switches per bit (for equal switch loss in the two bias states), whereas the 
hybrid coupled phase bit uses two switches. Secondly, the switched line phase bit requires 
complementary bias voltage for on and off paths of the circuit. Because the advantages 
outweigh the disadvantages, the switched-line is the most preferred configuration for the 
180° bit. Where peak power is not a serious consideration, the hybrid coupled bit is also 
used. 
 
For the 90° phase bit, the hybrid coupled configuration offers the best choice. This is 
because, while it has the same peak power capability as the switched line phase shifter 
phase bit, its insertion loss is less by a factor of 2/1 . 
 
In the case of a 45° phase bit also, the hybrid coupled configuration is commonly used, 
although the loaded line circuit offers a good alternative. The loaded line circuit is 
particularly suited for small phase bits 22.5° and 11.25° in size. The circuit is much 
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simpler. As it dispenses with the need to use any hybrid, the discontinuity effects are also 
reduced. Loaded line circuits with a small bit size are also best for maximum power 
handling. For 90° and 180° phase bits, although a three-element and a four-element 
model, respectively, are reported, from the point of view of performance, they do not 
score over the hybrid coupled and switched line circuits. The bandwidth of three-element 
and four-element models is small, and, furthermore, there is no saving in terms of number 
of switches used when compared with a hybrid coupled 90° phase bit and a switched line 
180° phase bit. For high-pass low-pass phase shifter, the insertion loss is independent with 
phase shift.  
 












                                                                                 D
esign Selections and C
onsiderations 













































































   Table 3.1  
Choice of the cell structure versus frequency 
       I    High-pass low-pass filters      II     Switched lines 
 
       III   Loaded Lines                         IV    Embedded switched filters 
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3.4 Switching Device  
Switching device is the critical component of all kinds of electrical phase shifters. There 
are mainly two kinds of semiconductor switching devices: PIN diodes and GaAs FET 
based monolithic switches. In recent years the PIN diodes have been increasingly replaced 
by GaAs FET switches, especially for low power applications. Medium to high power 
GaAs FET switches are also being investigated. The main advantages of FETs over PIN 
diodes are simplified bias networks; ultra-fast switching speed (sub-nanosecond); 
simplified design of driver circuits; and compatibility for monolithic integration. Further 
more, for MMIC implementation, once they are fabricated on the same chip can enhance 
the design speed and high performance.  
 
3.4.1 GaAs FET as a Passive Switch 
The FET switch is a three terminal device in which the gate bias voltage gsV  controls the 
switch. The FET acts as voltage-controlled resistor in which the gate bias controls the 
drain-to-source resistance in the channel. In the passive mode of operation )0( ≅dsI , the 
switch is in a low-impedance or on-state when 0=gsV , and it is in a high–impedance or 
off-state when a negative bias voltage greater than the pinch-off voltage )( pgs VV >  is 
applied. Fig 3.1 shows the two linear operating ranges of a GaAs MESFET switch. In 
order that the FET remains in its passive mode of operation, the drain-source voltage Vds 
of the FET should be less than the knee voltage, which is about 0.5 V. Since there is 
practically no drain current, the power consumption is negligible in both switching states. 
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The drive power required to charge or discharge the input gate capacitance during the 












Fig 3.1 Linear regions of a MESFET switch at on/off states 
 
The equivalent circuit parameters associated with the various regions for the two 
switching states on and off are shown in Fig 3.2 and Fig 3.3. The source is at ground 
potential and the drain is left floating (with no potential applied to it). The equivalent 








low impedance state 
|Vgs|> |Vp| 
high impedance state 
Vds 
Ids 
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In the on-state )0( =gsV , the depletion thickness under the gate is small. The channel 
region is virtually open except for the zero field depletion layer thickness. Because the 
drain is left floating, the gate-source and gate-drain capacitances ( gsC  and gdC ) are 
unequal. The values of these capacitances, however, are very small and can therefore be 
neglected. The equivalent circuit, as a result, is reduced to a simple resistance between the 
source and drain. It is given by  
dscon RRRR ++= , 
where cR  is the resistance of the portion of the channel below the gate , and sR and dR  
are due to the remaining portions of the channel on either side of the gate region. The 
value of onR  is typically in the range of Ω2  to Ω3 . 
 
When the gate is negatively biased such that pgs VV > , the channel is almost completely 
depleted of charge carriers. The FET can then be modeled in terms of an equivalent 
circuit, as shown in Fig 3.3. The capacitance dsC  represents the fringing capacitance 
between the source and drain, and dsR , which is in parallel with dsC  accounts for the 
channel resistance. 
 
If the source and drain are both grounded, the depletion layer forms symmetrically about 
the gate. Therefore, in the on-state, we have ds RR = , so that  
scon RRR 2+=  
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Similarly, in the off-state, ds RR =  and gdgs CC = . Since the source and drain are at the 
ground potential, the drain is not isolated from the gate terminal. The RF impedance of 
the gate bias circuit affects the equivalent drain-source impedance. In practice, the gate 
bias circuit is configured in order to present an effective RF open at the gate terminal. 
Under this condition, the equivalent source-drain capacitance can be approximated by 
)2/( gsds CC + .   
 
Fig 3.3 Equivalent circuit of MESFET switch in off-state 
 
The different parameters are strongly affected by the physical parameters of the device 
like channel geometry, gate length, channel doping density and pinch-off voltage. The 
metallization scheme, gate structure influence the on state of the FET switch; the off-state 
impedance depends on the source-drain capacitance dsC , its parallel resistance dsR  and 
the drain to gate and source to gate capacitance gdC  and gsC and its associated series 
resistance dR , gR . 
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3.4.2 Design Considerations for a Switch FET 
GaAs FET can be used either as series or shunt switches with respect to the transmission 

















                       (a)                                                                                   (b) 
Fig 3.4 Basic GaAs FET switch configurations (a) series (b) shunt 
 
Switching circuits with FETs can be designed in essentially the same way as PIN diodes. 
There are, however, some salient features of FET switch circuit design that need to be 
mentioned.  
 
The FET is a three-terminal device. The switching occurs only through the gate control 
voltages and no other bias is required for the operation of the phase shifter. The RF 
transmission lines do not carry any dc voltage and therefore there is no need for dc 
blocking capacitors between various switch elements: a significant design advantage. 
 
Gate control voltage corresponding to the two switches are 1gsV = 0 V and 2gsV  = V−  
where pVV > . In either state, the gate junction is reverse biased and the gate current is 
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either zero or negligible. Hence, the fact that switching control voltages need to be applied 
at negligible currents simplifies the requirements of the control circuit design. 
 
In the off-state of the FET switch, note that gate-drain and gate-source capacitances are 
equal because both source and drain terminals are at ground potential. As a consequence 
of this, the drain terminal is not isolated from the gate terminal: the RF impedance of the 
gate bias circuit affects the equivalent drain-source impedance. In practice, the gate bias 
circuit is configured in order to present an effective RF open at the gate terminal. Under 
this condition, the equivalent off-state source-drain capacitance can be approximated by 
)2/( gsds CC +  (referred as offC  in some literatures).  
 
With the gate terminated in high impedance, the total drain capacitance ( offC ) shunting 
dsR  represents a reactance of the order of 50 ohms at X-band frequencies. This 
capacitance is not large enough to approximate an ideal open circuit between the source 
and drain terminals at high frequencies. Thus, although the transistor is in its “OFF” state, 
there is still signal pass through the source and drain terminals of the MESFET. When the 
FET is used as a series switch, the off state capacitance degrades the isolation as higher 
frequencies. On the other hand, when the FET is used in a shunt configuration, this 
capacitance degrades the insertion loss. Therefore, to realize the switching action, this 
capacitance must be either resonated or its effect must be included in the design of the 
impedance matching sections. This is an important design consideration for FET switches, 
as it directly relates to the operation bandwidth.  
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Chapter 4  
 
3 Phase-State Phase Shifter 
 
 
4.1 Introduction                                                                                                                      
In chapters 1 to 3, we described various types of phase shifters.  Various types of digital 
phase shifters have been developed in which each bit controls a circuit with 2 phase-
states. The number of bits and their corresponding circuits increase with differential 
phase-shift resolution resulting in an increase of chip area. In integrated circuit design, an 
important consideration is the reduction of chip area without compromising device 
performance. To reduce the number of circuits and hence the chip area, the concept of 3 
phase- state circuit was proposed by K. Nakahara in 1993 [14]. Nakahara added switches 
to convert a 2 phase-state phase shifter to a 3 phase-state phase shifter. 
The idea of a 3 phase-state phase shifter is unconventional. Hence we first discuss 
Nakahara’s concept in relation to the 2 phase-state circuit using block diagrams. Next, we 
discuss Nakahara’s circuits used to implement these blocks and explain how the reduction 
in area is achieved. After this we introduce the 3 phase-state phase shifter proposed by the 
author again using block diagrams. The circuit implementation is discussed in the next 
chapter. 
 
4.2  2 Phase-State Phase Shifter 
In a 2 phase-state phase shifter, the circuit for each bit has two phase states. If the output 
phases of the two states are 1φ  and 2φ , the differential phase shift offered by the device is 
given by 12 φφφ −=∆ . In phased array radars differential phase shifts are required. A 
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digital phase shifter consists of a cascade of several circuits with differential phase shifts 
incremented in binary steps. In an n-bit phase shifter, the entire range of 0° and 360° is 
covered in n2  steps. n2 discrete differential phase shifts are provided. The smallest phase 
is (3600/ n2 ) and the largest phase is 180°.  
A block diagram of a three bit phase shifter is given in Fig 4.1. 
No. of 
control bits              1                           1         1                         
       1V                                                                                                                 
φjeVV −= 12               
                                                                                                                              
    Input                                                                                                               Output 
 
 
Fig 4.1 Block diagram of a three-bit phase shifter 
 
 
As shown in Table 4.1, differential phase shifts can be incremented in steps of 45° to 
cover the full range of 0° to 360°. 
 

















45° bit 90° bit 180° bit 
                                                        Output Phase                     Differential Phase Shift 
Switching State                                 Degrees                             Degrees 
 
0      0        0                                          0φ  (reference state)                     00  
1      0        0                                           ( 0φ  + 45 °)                                 45 °         
0      1        0                                           ( 0φ  + 90 °)                                 90 °                   
1      1        0                                           ( 0φ  + 135 °)                              135 °                  
0      0        1                                           ( 0φ  + 180 °)                              180°                   
1      0        1                                           ( 0φ  + 225 °)                              225 °                  
0      1        1                                           ( 0φ  + 270 °)                              270 °                    
1      1        1                                           ( 0φ  + 315 °)                              315 °                  
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4.3   3 Phase-State Phase Shifter 
Fig 4.2 shows a 2 phase state 5 bit phase shifter with 5 control bits providing 25 or 32 
discrete phase steps. Unlike in Fig 4.1, which follows the practice of giving block 
diagrams of 2 phase state phase shifters, the two differential phase states controlled by 
each bit are indicated in circuit blocks in order to facilitate the discussion of 3 phase state 
phase shifters. 
No.of  
control bits    1          1                     1                    1                       1  
  1V                 
φjeVV −= 12  
 
Input                  Output 
 
Fig 4.2 A 2 phase-state 5 bit phase shifter 
 
 
If circuit blocks with three digitally controlled phase states can be used, and if these each 
circuit block requires about the same chip area as a 2 phase-state circuit block, the 
required chip area is reduced. This is the motivation for the design of a 3 phase-state 
phase shifter. 
 
4.3.1 K Nakahara’s Scheme of a 3 Phase-State Phase Shifter  
 
The only 3 phase-state phase shifter reported in published literature is due to K. Nakahara 
[14]. Fig 4.3 shows a block diagram of a 2 phase-state phase shifter providing 32 discrete 
differential phase shifts together with a block diagram of Nakahara’s design which also 
provides 32 discrete differential phase shifts. It is seen that the first three circuit blocks, 
each with two phase states, have been replaced by two circuit blocks with three phase 
states. The remaining 22.50 and 11.250 circuit blocks are 2 phase-state circuit blocks. Note 
that each 3 phase-state circuit block requires two bits for control. Only three of four 
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values of the two control bits are required to control 3 phase states. The remaining value 
is unused.  
No. of 
control bits 1            1          1                         1                            1 
                          
   1V                 
φjeVV −= 12  
 





control bits         2       2         1                          1 
 
       1V                     
φjeVV −= 12  
 




Fig 4.3 Block diagram of 2 phase-state phase shifter and Nakahara’s design of 3 phase-
state phase shifter 
 
The 2 phase-state phase shifter requires 5 control bits and provides 25 or 32 discrete 
differential phase shifts. Nakahara’s design requires 6 control bits but it does not produce 
26 or 64 discrete phase steps, it provides 32 discrete phase steps. Thus it may be confusing 
to designate Nakahara’s design a 5 bit phase shifter – it is equivalent to a 5 bit 2 phase-
state phase shifter, but it requires 6 control bits.  
 
Fig 4.4 shows the block diagram of Nakahara’s two 3 phase-state phase shifter stages and 
the phasor diagram of its output. From the phasor diagram, it can be seen that the two 3 
phase-state blocks produce the same phase shifts as the three 00/1800, 00/ 900 and 00/450 
blocks of the 2 phase-state phase shifter. 




















2 phase-state phase shifter 
Nakahara’s Design: 3 phase-state phase shifter 
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                                                                                                       90°+0° 
   1V                                                    
φjeVV −= 12      45°+90°                           45°+0°                
                                                                                                                              
 Input                                                 Output 
                                                                             90°+90°                                     0°+0° 
                 
 
                                                                               0°+225°                             90°+225° 
 
                               45°+225° 
Fig 4.4 Block diagram of Nakahara’s two 3 phase-state phase shifter stages                            
and phasor diagram of the output 
 
4.3.2 K Nakahara’s Circuits for 3 Phase-State Phase Shifter Blocks 
Fig 4.5 and Fig 4.6 show the schematic circuits of two types of 3 phase-state reflection 
phase shifters described by Nakahara [14]. In both circuits Nakahara added switches to 
convert a 2 phase-state phase shifter to a 3 phase-state phase shifter. Ignoring the area 
required by switches, Nakahara’s scheme requires 2/3 of the area required by one 
additional phase state was added to the conventional reflection type phase shifter 
consisting of a 3 dB coupled line.  
3dB coupler 
                                                    
 
 
                  FET 1 
               
       
 
    
         
 
 









FET 2 FET 2 
Control bit 1 Control bit 2 
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3dB coupler 
                                                    
 
 





Fig 4.6 Schematic circuit diagram of a reflection-type phase shifter (Type 2) 
For reflection-type phase shifter (type1 and type2), the transmission coefficient 21S  and 





















XArcS                    (4.2) 
where TΓ  and )tan( θ=TX  are the reflection coefficient and the normalized reactance of 
the terminating network respectively. TΓ  and TX  vary while the switch state of the 
switches changes. For example, in the circuit of Fig 4.5, the terminating network consists 
of a transmission line terminated by switches FET1 and FET2. There is an inductor which 
is connected in parallel with switch FET2 to resonant the drain-to-source capacitance Cds 
of FET2 so that FET2 can be considered as short when it is on. Differential phase shifts of 
00/450/ 900 and 00 /900 /2250 can be obtained respectively for type 1 and type 2 by 
different switching configurations of the FETs. Tables 4.1 and 4.2 show the switching 
states, equivalent circuits, and output phases as well as differential phase shifts of two 
types of the novel reflection type 3 phase-state phase shifters.  
FET 4 FET 4 
FET 3
FET 5 FET 5 
Control bit 1 Control bit 2 
Biased off
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In Table 4.2, the phase difference between state 2 and state 3 is 45° and between state 1 
and state 3 is 90°. Thus type 1 behaves like a 0°/45°/90° 3 phase-state phase shifter. In 
Table 4.3, the phase difference between state 2 and state 3 is 90° and between state 1 and 
state 3 is 225°. Thus type 2 behaves like a 0°/90°/225° 3 phase-state phase shifter.  
There is another type of 3 phase-state phase shifter presented by K. Nakahara. Fig 4.7 
shows schematic diagram of a conventional loaded-line-type phase shifter and a novel 3 
phase-state loaded-line-type phase shifter. 
 
     90=l  
 
      
   FET 1  FET 1        
     
 
      
 
      
         
    
 





   (b) 
FET 1 FET 1
FET 2
Control bit 1 
Control bit 2 
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The loaded-line-type 3 phase-state phase shifter has one more phase state by adding a 
switching FET. Thus, ignoring the area required by the additional FETs, the 3 phase-
circuit reduces area by 2/3. The switch states and equivalent circuits of 0°/11.25°/22.5° 
novel loaded-line-type 3 phase-state phase shifter are shown in Table 4.4.  
 
Table 4.4 Switching state and phase output for the 0°/11.25°/22.5° loaded-line-type  




































































































K. Nakahara’s paper presents the measured results of the phase shifter in Fig 4.3 and a 
0°/11.25°/22.5° novel loaded-line-type 3 phase-state phase shifter as described in Fig 4.7. 
Chapter 6 will give a comparison between the performance of the reflection/loaded-line 3 
C
C 
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phase-state phase shifters and the novel 3 phase-state phase shifter that we proposed in 
this project. 
 
4.4 3 Phase-State Phase Shifter Proposed by the Author 
Although Nakahara's design saves area by using two 3 Phase-State circuit blocks for the 
180°, 90° and 45° bits, it employed transmission lines which can require long lengths. 
After the development of the embedded switched filter [13], there appears to be a general 
agreement that the switched filter circuit is the best topology for minimizing chip area 
definitely for the 1800 bit and perhaps also for the 900 bit.. For very low phase shifts (say 
5.6250 for a 6-bit phase shifter), transmission line circuits are topologies of choice 
because of small lengths of transmission lines needed. For the medium range bits, there 
does not appear to be any agreement - both switched filter and transmission line circuit 
topologies have been investigated. For example a loaded transmission line topology is 
employed for 11.50, 22.50 and 450 bits in the 6-bit phase shifter by Andricos et al [21]. The 
same topology has been used for 22.50 and 450 bits in the X-band 4-bit phase shifter 
reported by Ayasli et al [15]. On the other hand, Reber and Felde [22] have used the 
switched filter topology for all six bits. It should be noted that all the phase shifters in the 
references cited above operate in the X-band. 
 
The above discussion shows that it may not be worthwhile to pursue research for 
minimizing chip area by employment of 3 phase-state phase shifters for the 180 0,900 and 
450 bits of a conventional 5-bit phase shifter. It may be more worthwhile to investigate 3 
phase-state phase shifters for replacement of the 450, 22.50 and 11.250 bits for which the 
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jury is not yet out on the best topology for minimizing chip area. Consequently, the 
scheme investigated in this thesis is shown in the Figure below:  
 
Control bits 1            1          1                         1                            1 
                                                  
  1V                 
φjeVV −= 12  
 




No. of control 
bits                     1       1          4                          4 
 
                          
       1V                     
φjeVV −= 12  
 




Fig 4.8 Block diagram of 5 stage 2 phase-state and 4 stage 3 phase-state phase shifter 
 
As seen in the figure, two 3 phase-state blocks replace 11.250, 22.50 and 450 bits of the 2 
phase-state phase shifter. The reason for the requirement of 4 control bits for each circuit 
block is given in the circuit implementation of the 3 phase-state blocks discussed in 
Chapter 5.  
 
Fig 4.9 shows the block diagram of two 3 phase-state phase stages of Fig 4.11 and the 
phasor diagram of its output. From the phasor diagram, it can be seen that the two 3 phase 
state blocks produce the same phase shifts as the three 450, 22.50 and 11.250 blocks of the 
2 phase-state phase shifter. Notice that all the phase shifts are in the first quadrant.  




















2 phase-state phase shifter 
proposed design 
                                                                                                  3 Phase-State Phase Shifter 













Fig 4.9 Block diagram of two 3 phase-state phase shifter stages and phasor  
diagram of the output 
 
The circuit diagram, design and implementation of the 3 phase-state circuit blocks are 
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Chapter 5  
 




Block diagrams of proposed 3 phase-state phase shifters are given in Chapter 4. In this 
Chapter, we discuss their circuit implementation. The circuit uses L-sections formed by 
inductors, capacitors and FET switches.  
 
5.2 Circuit Implementation of the Proposed 3 Phase-State Phase Shifter 
Circuit Blocks 
Fig 5.1 shows the circuit diagram for both 000 25.56/75.33/0 and 000 5.22/25.11/0  3 







Control bit 2Control bit 1





Fig 5.1 Circuit diagram of the 3 phase-state phase shifter circuit blocks 
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Unlike in a high-pass/low-pass filter phase shifter [13], in which high pass and low pass 
filters are switched, switching action in this circuit results in three different L-sections 
(explained later). 
 
Table 5.1 shows the switching states, designed output phase as well as differential phase 
shifts which correspond to the 000 25.56/75.33/0 and 000 5.22/25.11/0 3 phase-state 
circuit blocks discussed in Chapter 4. Note that there are four control signals and hence 
four control bits in Fig 5.1 to control the switching of the four FETs. Thus each 3 phase-
state circuit proposed here requires four control bits and four FETs. 
Table 5.1 Switching states, output phase and differential phase  
shifts for the circuit of Fig 5.1  





















    1 Off On Off On 300 56.250 150 22.50 
    2 On On Off On 7.50 33.750 3.750 11.250 
  3 (Ref.) On Off On Off -26.250 00 -7.50 00  
 
The circuit can have 42 or 16 switched states (corresponding to 4 control bits switching 4 
FETs) out of which only three are used to obtain the three phase states. The 4 control bits 
can be obtained from 2 control bits using a 2 to 4 encoder. The reasons for the choice of 
the three switching states for the FET as well as the output phases, as given in Table 5.1, 
are as follow: 
• Half of the switching states of the FETs do not result in LC networks; they result 
in C-C or L-L network.  
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• An LC L-section network has a good bandwidth when the output phase has a low 
value. As differential phase shift is important in phased array radars, we have 
chosen low values of output phases of the LC L-sections, which provide the 
required differential phase shifts.  
The equivalent circuits resulting from switching action as shown in Table 5.1 together 
with their simplified equivalent LC L-sections are explained next. 
 
5.2.1 State 1 (FET1 FET3 off, FET2 FET4 on) 
The circuit can be reduced to the form shown in Fig 5.2 (a). The off-state impedance of an 
FET switch is represented by the capacitor, dsC . The resistor, r, represents the on-state 
impedance of an FET switch. As the on-state resistance, r, is very small compared with 
the impedance in parallel, it can be approximated by a short circuit. Further, if we ignore 
component losses, the circuit can be further simplified to the form shown in Fig 5.2 (b). 
Note that FET off-state capacitances are absorbed in the components. The simplified 
circuit represents a high-pass LC L-section, which produces phase advance. 











Fig 5.2 Equivalent circuit when FET1 FET3 off, FET2 FET4 on 
                                                                                    Circuit Design and Implementation 
                                                                     58
5.2.2 State 2 (FET3 off, FET1 FET2 and FET4 on) 
The circuit reduces to the form shown in Fig 5.3 (a). For the same reason given for State 
1, the circuit can be further simplified to the form shown in Fig 5.3 (b). This is a special 
case of the high-pass LC network shown in Fig 5.2 (b) with the capacitance of the series 
arm replaced by a short circuit. The analysis in next section will show that the circuit 









          (a)          (b) 
 
Fig 5.3 Equivalent circuit when FET3 off, FET1 FET2 FET4 on 
 
5.2.3 State 3 (FET1 FET3 on, FET2 FET4 off) 
The circuit reduces to the form shown in Fig 5.4 (a). For the same reason given for State 
1, the circuit can be further simplified to the form shown in Fig 5.4 (b). The simplified 
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        (a)       (b) 
Fig 5.4 Equivalent circuit when FET2 FET4 off, FET1 FET3 on 
 
5.3 Phase Shift and Insertion Loss in L-sections    
 
In Sec. 5.2 we showed that switching action in the proposed 3 phase-state phase shifter 
circuit block together with the lossless approximation reduces the circuit to lossless L-
sections. Thus we need to obtain formulae for insertion loss and phase shift for the L-










         (a)    (b) 
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5.3.1 Analysis of the Circuit of Fig 5.5 (a) 
Note that Fig 5.5 (a) represents state 1 discussed in Sec.5.2.The analysis of this circuit can 
be easily carried out by cascading the normalized ABCD matrices of the series and shunt 
arms to obtain the overall normalized ABCD matrix. Note that the normalizing impedance 
is 0Z  (=50 Ω  in actual designs) and normalized element values are distinguished from 
the unnormalized values by the subscript N .  
 
























=         (5.1) 
where 
00 /1/ ZCZXX N ω==                  (5.2) 
ωLZBZBN /00 ==                   (5.3) 










=    (5.4) 
 








 +∠ =  
− 
                  (5.5) 
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=      (5.6) 




























=                 (5.8) 









                             (5.9) 
The minimum insertion loss, 21 min 1 0 dBS ≈ ≈             (5.10)  
 
Fig 5.6 shows the graphs of NX  versus NB  for constant values of phase-advance 
(eqn.5.5) and insertion loss (eqn. 5.6), with eqn. 5.7 giving the graph for 21 minS . Note that 
21 min
0 dBS =  only in the limit 1<<NB . These constant contours of Fig 5.6 allow for the 
design consideration of minimum insertion loss for a desired output phase, as discussed 
later. Since NB  and NX  are frequency dependent, the insertion loss and phase shift are 
functions of frequency. Although the design is done at the centre frequency, bandwidth 
requirements may have to be considered for making design choices.   
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|S21| ≅ 0 dB 
 
Fig 5.6 Graphs of NX  and NB  for constant values of phase advance and insertion loss for 
the circuit of Fig 5.5 (a) 
 
5.3.2 Analysis of the Circuit of a Special Case of Fig 5.5 (a) 
Fig 5.7 shows a special case of high pass L network of Fig 5.5 (a), which only consists of 
a short circuited series arm and a shunt inductive arm. It represents the simplified circuit 
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Fig 5.7 Special case of Fig 5.5 (a) 
 






=             (5.11) 
where 
ωLZBZBN /00 ==                    (5.12) 









21       (5.13) 
 
The transmission phase is given by,  
1
21 tan 2
NBS −  ∠ =  
 
        (5.14) 






=                               (5.15) 
In the limit, 1<<NB , 
The minimum insertion loss, 21 min 1 0 dBS ≈ ≈    (5.16) 
NjB−
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Since there is only one component in the network in Fig 5.7, the phase advance and 
insertion loss are all decided by the value of NB as shown in equations 5.14 and 5.15. 
Figure 5.8 shows the curves of the ∠S21 and |S21| versus NB . Compared to the insertion 
loss and phase advance contours vs. NX  and NB  in Fig 5.6, the insertion loss in Fig 5.8 is 
fixed once the phase advance is decided. For small phase advance, the insertion loss is 
approximately 0. For example, for the phase advances of 3.75˚ and 7.5˚ as given in Table 
5.1, |S21| is larger than 0.98 corresponding to the insertion loss smaller than 0.17 dB. This 
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5.3.3 Analysis of the Circuit of Fig 5.5 (b) 
Note that Fig 5.5 (b) represents state 3 discussed in Sec. 5.2. 





X B jXA B jX
jB jBC D
−
= =          (5.17) 
where 
00 // ZLZXX N ω==                        (5.18) 
00 ZCBZBN ω==              (5.19) 









=           (5.20) 








 +∠ = − 
− 
            (5.21) 






=              (5.22) 
















=                          (5.23) 
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=                                             (5.24) 







               (5.25) 
The minimum insertion loss, 21 min 1 0 dBS ≈ ≈                                 (5.26) 
  
Fig 5.9 shows the graphs of NX  versus NB  for constant values of phase-delay and 






|S21| ≅ 0 dB 
 
 
Fig 5.9 Graphs of NX  and NB  for constant values of phase delay and insertion loss for 
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5.4 Analysis of L-Sections for Lossy Components 
 
It can be seen that the phase shift variations versus frequency is quite flat over a wide 
bandwidth. In real circumstances, the components usually have parasitic resistances and 
tend to be lossy as shown in Fig 5.10. The analysis of the lossy cases below shows that the 













(a)        (b) 
Fig 5.10 LC filter with lossy components 







=                        (5.27) 
where 
CjRZ ω/−=              (5.28) 
LjGY ω/−=              (5.29) 
NNN jXRCZjZRZZZ −=−== 000 /// ω          (5.30) 
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=              (5.32) 

















21                 (5.33) 






















tan 121             (5.34) 
















tan 121                                                 (5.35)       








Fig 5.11 Special case of the high pass state in Fig 5.10 (a) 
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=                         (5.36) 
where, 
LjGY ω/−=              (5.37) 







=                                    (5.39)      







21             (5.40) 




















tan 121                                             (5.41) 
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=                       (5.43) 
where, 
LjRZ ω+=                         (5.44) 
CjGY ω+=                         (5.45) 
NNN jXRZLjZRZZZ +=+== 000 /// ω         (5.46) 














=                      (5.48) 

















21                        (5.49) 






















tan 121                    (5.50) 
when 1, <<NN GR , 
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tan 121                                             (5.51)       
It can be seen that when the normalized impedance and resistance 1, <<NN GR , the phase 
shift has the same expression as the lossless case. Thus when the loss associated with the 
components is small, we neglect the loss and use the values obtained from the analysis for 
lossless cases as initial values for optimization of the values of lumped LC elements. 
 
5.5 Characterization and Modeling of GaAs FET Switches  
As shown in the earlier sections, the on resistance and off capacitance of the FET switches 
are required for designing the phase shifter. Hence we need to extract their values from 
the device models provided by the foundry. 
 
UMS foundry HP25 process provides models of two kinds of switch devices: series 
switch and parallel switch. Fig 5.12 shows the different configuration for series and 
parallel switches. The switch models are linear models which are measured S-parameter 
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In the process of designing a phase shifter, a simple model of the FET switch should be 
extracted from the S-parameter of the FET model given by the MMIC foundry. This 
simplified model is only used to visualize the non-ideal behavior of FETs as switches. In 
the actual simulations, the accurate model will be used so as to obtain realistic results. 
Under approximation, a switching FET in the OFF state is equivalent to a capacitor from 
drain-to-source while a FET in the ON state is equivalent to a resistor from drain-to-
source. To find the exact “Cds” or “r” to represent the corresponding FET model, a 
simulation is set up to compare the S11 parameters of the exact and approximate model. 
Cds and r are adjusted such that their S11 match that of the FET when it is off and on. The 

















Fig 5.13 Circuit to extract on-state equivalent drain-source resistance 
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Fig 5.14 Circuit to extract off-state equivalent drain-source capacitance 
 
Unlike hybrid-MIC implementation where the geometry of the FET is fixed, MMIC 
allows much more flexibility as the layout is scalable. The main factors affecting the 
model definition for GaAs MMIC FETs are: 
• Channel geometry 
• Gate length 
• Metallization scheme 
• Gate recess structure 
• Channel doping density 
• Pinch-off voltage 
 
As shown in Fig 5.1, there are four switches in each bit. And the off-state capacitances 
Cds’ are utilized as the components of the network. Thus there are totally 7 design 
variables in the equivalent circuit: L1, Cds1 (FET1), C1, Cds2 (FET2), L2, Cds3 (FET3) and 
Cds4 (FET4). To simplify the design, we fixed the perimeters of FET1, FET2 and FET3 
but leave the perimeter of FET4 open for optimization, because Cds4 is the only 
component in the parallel stub for state 3: 0ZCB dsN ω= .  
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We use three 4 fingers (N=4), 30 mµ  finger width (Wu=30 mµ ) MESFET switches for 
FET1, FET2 and FET3.  The values of the on-state resistance (r) and off-state capacitance 
(Cds) that reasonably approximate the FET’s behavior in two states were found to be: 
Parallel connection (FET3): 
Approximated_r =  9.57 Ω 
Approximated_Cds = 0.1 pF 
Series connection (FET1, FET2): 
Approximated_r =  8.13 Ω 
Approximated_Cds = 0.1 pF 
 
To decide the perimeter of FET4, we need to 
1. Ignore the on-resistances and off-capacitances of FET1, FET2 and FET3 and 
calculate the values of L1, L2, C1 and Cds4 from the formulas given in section 5.3. 
2. Choose the perimeter of FET4 having the same off-capacitance value, Cds4. Thus it 
is necessary to get the simple models for a set of MESFET switches with different 
geometry. 
3.  Calculate the real values of L1, L2 and C1 taking account of the switch parasitics.  
4. Use the perimeter of FET4 got from step 2 and the values of L1,L2 and C1 got from 
step 3 as the initial value.  Optimize the whole circuit and obtain the final design.  
 
We will describe steps 1, 3 and 4 in detail in the next section. For Step 2, the model 
extraction method given in this section is very crucial.  
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5.6 Design of the Proposed 3 Phase-State Circuit 
The design equations for the switch filter have been derived in sections 5.3 and 5.4. The 
formulas describe the performance of LC switched filter and are used to calculate the 
design values for the network components. The model of the switching MESFET 
extracted in Section 5.5 is used to simplify the circuit and choose the right perimeter for 
switches. In Section 5.6.1 we will first introduce how to get the theoretical design values 
ignoring the switch parasitics. Then Section 5.6.2 will specify the steps of design 
optimization.  
 
5.6.1 Design Ignoring Switch Parasitics 
It can be seen from the previous sections that the 3 phase–state phase shifter switches 
between 3 phase states as shown in Figs 5.2 – 5.4. The switch states and output phases are 
shown in Table 5.1. In this section, we ignore the switch parasitics, on-resistances r and 
off-capacitances Cds. We will use the equivalent circuits shown in Figs 5.2 (b), 5.3 (b) and 
5.4 (b) to calculate the value of susceptance and reactance of each state. The simulation 
results show a wide bandwidth phase performance.  
 
As shown in Table 5.1, for the 56.25°/33.75° bit, the circuit was designed to give three 
output phase states: 30°, 7.5° and –26.25° that give two differential phase shifts of 56.25° 
and 33.75°. State 1 and state 2 are high pass paths which have phase advance. Since in 
State 2 the inductor value is fixed for fixed phase advance, we can get the value of L2 by 
substituting 7.5° phase advance into Equation 5.14. We get 27.0/ 20 == ωLZBN and 
L2=3.28 nH (at the center frequency of 9 GHz). And from Fig 5.8 we get the insertion loss 
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21S  ≅ 0.99 (0.08 dB) which is quite acceptable. Given the value of L2 and °=∠ 3021S , 
C1 can be decided as 0.46 pF ( 77.0/1 0 == ωdsN CZX ) using Equation 5.5 and the 
insertion loss corresponding to state 1 is about 0.97 (0.26dB). State 3 is low path state, 
which has phase delay. Substituting  °−=∠ 25.2621S  into Equation 5.21 yields the design 
value of L1, and Cds. Since there are groups of L1 and Cds values that we can choose from, 
the values are decided by considering practical values of Cds of the switches and 
minimizing the insertion loss. As seen from Fig 5.9, the minimum insertion loss is the 
insertion loss contour 21S = 0.04 dB which is tangential to the curve of ∠S21= -26.25°. 
The NX  and NB of this point are 0.44 and 0.45 corresponding to L1 of 0.39 nH and Cds of 
1.6 pF which is a feasible value of the off capacitance of the switch.  Table 5.2 shows the 
value of insertion loss, NX  and NB  and the values of corresponding L and C of each 
state.   
 
Table 5.2 Insertion loss, values of NX  and NB  with corresponding L and C for the 
00/33.750/56.250 circuit block 
 










46.01 =C  pF  
 
 




 28.32 =L  nH 




39.01 =L nH 6.1=dsC  pF 
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By observing the variations of phase-shift versus NX  and NB  in Fig 5.6, Fig 5.8 and Fig 
5.9, we can now find out that why this kind of phase shifter is able to work at wide 
bandwidth. Once the points of NX  and NB  are decided, in high-pass state (state 1), the 
series reactance ( 0/1 ZCX N ω= ) and the shunt susceptance ( ωLZBN /0= ) both decrease 
with increasing frequency. The point of NX  and NB  moves towards the lower-left corner 
in Fig 5.6. On the other hand, in low pass state (state 3), the series reactance 
( 0/ ZLX N ω= ) and the shunt susceptance ( 0ZCBN ω= ) both increase proportional to 
frequency increases. The point of NX  and NB  moves towards the upper right in Fig 5.9.  
 
For state 2, which has a phase advance of 7.5°, the phase advance varies with frequency in 
the similar way as that of the high-pass LC filter shown in Fig 5.5 (a). The net effect is 
that the phase shift tends to stay matched as frequency is increased, and the phase delay 
increase in the low-phase state is compensated for by phase advance lost in the high-pass 
state. Fig5.15 shows the simulation results of the  000 25.56/75.33/0  bit LC phase shifter 
with three states as shown in Figures 5.5 and 5.7. The element values are given in Table 
5.2.  Fig 5.15 (a) shows the output phases of the three states and Fig 5.15 (b) shows the 
differential phases. It can be seen that although the output phase of each state decreases as 
frequency increases, the differential phase shifts are relatively flat.  
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Fig 5.15 (a) Output phases (b) Differential phases of the 000 25.56/75.33/0  bit 
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Similarly we can get the design of the 000 5.22/25.11/0  block with the help of Figs 5.6, 
5.8 and 5.9. Table 5.3 shows the values of insertion loss, NX  and NB  and the values of 
corresponding L and C of each state for 000 5.22/25.11/0  circuit block. 
 
Table 5.3 Insertion loss, values of NX  and NB  with corresponding L and C for the 
00/11.250/22.50 circuit block 






















78.62 =L  nH 
 
12.0/ 01 == ZLX N ω  
 






106.01 =L nH 
 
46.0=dsC  pF 
 
 
Fig5.16 shows the simulation results of the 000 5.22/25.11/0  bit LC phase shifter with 
three states as shown in Figures 5.5 and 5.7. The element values are given in Table 5.3.  
Fig 5.16 (a) shows the output phases of the three states and Fig 5.16 (b) shows the 
differential phases.  
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Fig 5.16 (a) Output phases (b) Differential phases of the 000 5.22/25.11/0  bit 
 
In total, the frequency dependence of all the differential phase shift settings given in Table 
5.1 is shown in Fig 5.17.  
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Fig 5.17 Phase shift vs. frequency f/fo 
 
5.6.2 Circuit Optimization 
In Section 5.6.1, the design details of the switched network without the switch parasitics 
are given. If we apply the R-C model extracted in Section 5.5, the switches in the circuit 
should be replaced by a small resistor r in the on-state and a capacitor Cds in the off-state. 
As seen from Section 5.4, when the loss is relatively small compared to 50 Ω, we can 
ignore the loss and use the formulas for lossless case. As a matter of fact, this statement 
has been verified by comparing the LC values obtained using the lossy formulas with the 
LC values listed in Tables 5.3 and 5.4. They are almost the same. But the difference here 
from the previous section is that since the off-capacitance will be absorbed into the 
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switched network, we need to distract the values of Cds of FET1, FET2 and FET3 from 
the values of L1, L2 and C1 listed in Tables 5.2 and 5.3.  
 
Then the theoretical values of L1, L2, C1 and the perimeters of FET4 are used as the initial 
value in the simulation, which is implemented in MDS. Optimization is carried out to 
optimize the performance. The optimization steps are given as following: 
 
Step 1. Set the optimization variables in Fig 5.1: L1, L2, and C1. Real transistor models are 
used for the four switches. The finger number N and finger width Wu of FET4 must also 
be optimized at the same time. The geometry of the other three switches are set fixed.  
 
Step 2. Use the theoretical values for L1, L2 and C1 as the initial value for optimization.   
 
Step 3. Given the desired value of Cds, choose the appropriate transistor perimeter of 
FET4 as the initial value for optimization.  
 
Step 4. Set the optimization goals which are the minimum RMS (root-mean-square) phase 
error and insertion loss for each phase state across the band of 8GHz-10GHz. Equations 
5.52 and 5.53 shows the objective function: 
2
01










                     (5.52) 
dBiSdBmagLossInsertion 2|)))(21(|(_ ≤=        Ni ,..2,1=    (5.53) 
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where N (N=5) is the number of frequency points selected across the band of 8GHz-
10GHz to do the optimization.  
 
Table 5.4 shows theoretical design values as well as optimized values of circuit elements 
for 000 25.56/75.33/0 circuit block for a frequency range of 8 GHz to 10 GHz. It can be 
seen that, the theoretical values are close to optimized values. 
Table 5.4 Theoretical and optimized values for the 00/33.750/56.250 circuit block 
                                
                                        Phase States 
























































  1.4 
 
Table 5.5 shows theoretical design values as well as optimized values of the circuit 
elements for the 00/11.250/22.50 circuit block for a frequency range of 8 GHz to 10 GHz. 
It can be seen that, the theoretical values are close to optimized values. 
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Table 5.5 Theoretical and optimized values for the 00/11.250/22.50 circuit block 
                                
                                        Phase States 
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5.7 MMIC Implementation of the Design 
The validity of the design and the performance of the phase shifter are heavily dependent 
on the technology used for the fabricating the circuit and the CAD software used for 
circuit design and simulation. The software should perform a comprehensive analysis of 
the design that approximates the real performance very closely. At microwave frequencies 
it is very crucial. The performance of the phase shifter is also very closely linked to the 
MMIC fabrication process, as the foundry rules and capabilities are different for different 
vendors. UMS PH25 process is based on a 0.25 mµ  gate pseudomorphic high electron 
mobility transistor (0.25 mµ  PHEMT) technology. The major features of this process are 
PHEMT MBE active layer with embedded etch stop to improve Idss on-wafer spread and 
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0.25 mµ  T-shaped aluminium gate, featuring low resistance and excellent reliability, air-
bridges and via-holes. Hewlett Packard’s Microwave Design System (MDS) does not 
support multiplayer substrates. As a result the design that is done in schematics does not 
check for actual layout viability or correct inter layer transitions. The software thus, is 
unable to calculate the coupling effect that arises out of inter-layer transmission line 
crossings. It is therefore up to the designer to take into account the above factors by 
ensuring correct correspondence between the process layers and the components that they 
implement. There is therefore a need to understand the process layers to ensure a more 
optimum design. Layout feasibility was ensured by physically laying out the circuit to 
ensure proper inter-layer connectivity and prevent overlapping components.  
 
The layout and geometry of the MESFET devices play an important role of the entire 
circuit because much of the chip surface is taken up by the MESFET switches. Table 5.6 
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Table 5.6 MESFETs Geometry  
 
 FET1 FET2 FET3 FET4 











000 5.22/25.11/0  
bit Finger Width 




















000 25.56/75.33/0  
bit Finger Width 










In the layout, the MESFETs were included together with the gate biasing circuitry. The 
FETs are all placed in the same direction according to the foundry’s design rule that FET 
must be placed parallel to the x-axis. The biasing circuitries for sources are given in the 
layout. Since this circuit is to be cascaded with the other phase shifter bits only the RF 
part of the circuit is implemented. The biasing control lines can easily be implemented at 
later stage. In the layout, the transmission lines are spaced at least 20 mµ  apart to reduce 
coupling if they are parallel. 
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Chapter 6  
 




The main advantage of the novel 3 phase-state phase shifter compared to Nakahara’s 
design is that it has smaller area as transmission lines and couplers are not used. It 
requires the same number (4) of FETs as Nakahara’s Type 1 and Type 2 circuits. It is 
noted however that Nakahara’s loaded line 3 phase-state phase shifter requires fewer (3) 
FETs. Compared to 2 phase-state designs (e.g. Ref. [23]), the design reported here 
requires fewer inductors. The performance is comparable to conventional designs. In this 
chapter, the simulation results of the optimized 3 phase-state phase shifters 
(00/11.250/22.50 and 00/33.750/56.250) designed in Chapter 5 will be presented. The results 
are compared with the result for the 00/11.250/22.50 3 phase-state loaded-line type phase 
shifter reported by Nakahara. Next, a 00/11.250/22.50 3 phase-state type 1 Nakahara circuit 
is designed for comparison with the 00/11.250/22.50 designed by that author as no results 
for the type 1 circuit is reported by Nakahara. Simulation results for the cascaded 
00/11.250/22.50 and 00/33.750/56.250 3 phase-state phase shifters is then presented. From 
Fig 4.8 in Chapter 4, it may be noted that such a cascaded section replaces three 2 phase-
state phase shifters, 00/450, 00/22.50 and 00/11.250. The latter is designed following the 
scheme of ref.23 and the performance is compared with that of cascaded 00/11.250/22.50 
and 00/33.750/56.250 3 phase-state phase shifters. Finally a comparison of various designs 
is presented.  
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6.2 Simulation Results for Optimized 3 Phase-State Phase Shifter 
Designed in Chapter 5  
The predicted phase shifts of the two circuits, 00/11.250/22.50 and 00/33.750/56.250, are 
shown in Fig 6.1 and Fig 6.4 respectively. The accuracy of the phase shift over the 8-10 
GHz band is very good, and phase error is well balanced over a 10% bandwidth. The 
insertion losses are plotted in Fig 6.2 and Fig 6.5 from 8 GHz to 10 GHz. The insertion 
losses for both circuits are between 1.5 dB and 3 dB, with a maximum loss variation of 3 
dB. Return losses are plotted in Fig 6.3 and Fig 6.6 and are generally better than 10 dB.  
 









Trace 1 phase_state1-phase_state3 
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Fig 6.2 Insertion loss for three states of 11.25°/22.5° bit 
Fig 6.3 Return loss for three states of 11.25°/22.5° bit 
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Trace 1 phase_state1-phase_state3 


































Fig 6.5 Insertion loss of 33.75°/56.25° bit 
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Fig 6.6 Return loss of 33.75°/56.25° bit 
 
For comparison, the measured phase performance reported by K. Nakahara in 1993 [14] 
of the novel loaded-line type 3 phase-state phase shifter (00/11.250/22.50) is shown in Fig 
6.7 (regenerated by MATLAB according to the data reported in the paper). The upper plot 
represents the response for the differential phase shift of 22.50 while the lower plot 
represents the response for the differential phase shift of 11.250. 
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Fig 6.7 Measured phase performance of the novel Nakahara’s loaded-line-type  
 3 phase-state phase shifter (upper plot for 22.50 and the lower plot for 11.250) 
 
Comparing the performance of the loaded-line type 3 phase-state phase shifter in Fig 6.7 
with what we presented in Fig 6.1, it can be seen that the phase performance of our LC 
switched filter 3 phase-state phase shifter is quite flat over the 8-10 GHz band (about 10 
% bandwidth). The Max RMS phase error occurs at the 22.5°, which is 1.5°. The phase 
shift output of 11.25° is almost flat over a 10% bandwidth. In Fig 6.7, both 22.5° and 
11.25° states have a RMS error about 5°. It is not a surprise that, as we explained in 
Section 5.2, wide band phase shift can be achieved using LC network phase shifter 
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6.3 Comparison with Nakahara’s 3 Phase-State Type 1 Phase Shifter  
Nakahara does not give the phase performance of his novel type 1 reflection type 3 phase-
state phase shifter. For comparison, we design a 00/11.250/22.50 type1 reflection type 
phase shifter. For the convenience of the reader, Fig 4.5 is reproduced in Fig 6.8.   
3dB coupler 
                                                    
 
 
                  FET 1 
               
       
 
    




Fig 6.8 Schematic circuit diagram of a reflection-type phase shifter (Type 1) 
 





















XArcS                    (6.2) 
where TΓ  and )tan( θ=TX  are the reflection coefficient and the normalized reactance of 
the terminating network respectively. The detailed description of this circuit was given in 
Chapter 4 (Section 4.3). If θ = 11.25°, the output phase angles of the three phase states are 
78.75°, 90° and 102.5° respectively which yield two differential phases of 11.25° and 
22.5°. Figs 6.9-6.11 give the simulation performance of the 3 phase-state reflection type 
00/11.250/22.50 phase shifter.  
FET 2 FET 2 
Control bit 1 Control bit 2 
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Trace 1 phase_state1-phase_state3 (22.5 °)

























Fig 6.10 Insertion loss of reflection type 
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Fig 6.11 Return loss of reflection type 
 
Comparing the phase performance in Fig 6.1 and Fig 6.9, it can be seen that the phase 
shift of the reflection type of 22.50 state at lower frequency increase rapidly to about 600.  
 
6.4 Simulation Results for 2 Cascaded 3 Phase-State Phase Shifters 
The above two bits of 3 phase-state LC switched-filter phase shifters are cascaded to give 
the continuous phase shift incremented in steps of 11.25˚ in the first quadrant.  Thus the 
lower 3 bits of 11.25°, 22.5° and 45° in conventional 5 bits phase shifter can be replaced 
by two bits of the 3 phase-state shifter. Fig 6.12 shows the schematic circuit diagram of the 
2 bit 3 phase-state phase shifter. The phase performance, insertion loss and return loss of 
the 2 bit phase shifter are plotted in Figs 6.13-6.15.   
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Control bit 8 Control bit 4
FET1 FET2
FET4
















Fig 6.13 Phase response of two cascaded 3 phase-state phase shifters 
00/11.25°/22.5°  00/33.75°/56.25°  
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Fig 6.15 Return loss of two cascaded 3 phase-state phase shifters 
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The 2 bit 3 phase-state LC switched-filter phase shifter yields very significant 
improvement of size and also shows satisfactory performance. The total RMS phase error 
of all 8 phase-state in the first quadrant across the band of 8 GHz to 10 GHz is less than 
1.05˚ and the phase error is well balanced over the bandwidth. The insertion losses are 
between –4.8+0.4 dB, with a maximum loss variation of 0.9 dB for all states over the 8 GHz 
to 10 GHz frequency range. It can also be seen that the insertion loss variation for each 
single state are less than 0.3 dB between 8 and 10 GHz. By reducing the total bit number, 
a maximum return loss of –8.95 dB is obtained. In K. Nakahara’s paper, the 4 bit phase 
shifter (including 2 bits of 3 phase-state reflection type phase shifter) has a maximum 
RMS phase error as 10.2˚ and maximum insertion loss is 8.3 dB over a 10% bandwidth at 
X-Band. 
  
6.5 Comparison with Cascaded 2 Phase-State Phase Shifters 
From Fig 4.8 in Chapter 4, it may be noted that cascaded 00/11.250/22.50 and 
00/33.750/56.250 3 phase-state phase shifters replaces three cascaded 2 phase-state phase 
shifters, 00/450, 00/22.50 and 00/11.250. For comparison, we design three cascaded 2 
phase-state phase shifters, 00/450, 00/22.50 and 00/11.250 using the conventional 2 phase-
state high-pass low-pass switched filter design first proposed by Schindler and Miller for 
45 ° and 90° in 1988 [23]. Fig 6.16 (a) shows the schematic circuit for a 2 phase-state 
high-pass low-pass phase shifter. Fig 6.16 (b) shows the block diagram of the cascaded 2-
phase-state phase shifter.  
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Fig 6.16 (b) Block diagram of cascaded 2 phase-state high-pass low-pass phase shifter 
 
The 2 phase-state high-pass low-pass filter phase shifters above are implemented using 
the switched T network. The MESFET switches switch the network between a high-pass 
T network and a low-pass network that are shown in Fig 6.17. Cds, the off-state 
capacitance of FET, is utilized as the network component. Table 6.1 shows the switching 
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Fig 6.17 High-pass low-pass T network (a) low-pass (b) high-pass 
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 Block 
 












FET1 on off on off on off 
FET2 off on off on off on 
FET3 on off on off on off 
FET4 on off on off on off 
FET5 off on off on off on 
Output  
Phase 
-5.625° 5.625° -11.25° 11.25° -22.5° 22.5° 
Differential 
Phase Shift 





NjX NjX NjX− NjX−
NjB−NjB
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=                (6.3) 
Where NX  and NB  represent the normalized reactance and susceptance, respectively. 




















Sφ       (6.4) 
For the high-pass state, the transmission coefficient 21S  and the transmission phase 2φ  are 
obtained by replacing NB  by – NB  and NX  by – NX  in the previous equation. The 













XBXBφφφ                (6.5) 
Assuming the phase shifter to be loss-less and imposing the condition of perfect match, 









B                     (6.6) 










Xφ                                         (6.7) 
Figs 6.18-6.20 show the simulation results of three cascaded conventional high-pass low-
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Fig 6.18 Phase response of three cascaded conventional 2 phase-state phase shifters
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Fig 6.20 Return loss of three cascaded conventional 2 phase-state phase shifters 
 
Compare the simulation results of 2 cascaded 3 phase-state LC switched filter phase 
shifter with that of 3 cascaded 2 phase-state high-pass low-pass phase shifter. The total 
size is reduced to 2/3 of the old one and the overall performance of the circuit is improved 
by reducing mismatch between each bit. The insertion losses of the 2 cascaded 3 phase-
state phase shifter are between –4.8+0.5 dB, with a maximum loss variation of 0.9 dB for 
all states over the 8 GHz to 10 GHz frequency range. On the other hand, the insertion 
losses have a maximum variation of 4 dB for the 3 cascaded 2 phase-state phase shifter. 
Although the maximum return loss of single 3 phase-state phase shifter is 14 dB, the 
degradation of the total return loss is compensated by reducing the total bit number. It can 
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phase whereas the maximum return loss of the 3 cascaded 2 phase-state phase shifters is 
9.3 dB. Also, they both have a RMS phase error less than 1˚ across the entire bandwidth. 
It can be seen that the performances of the two phase shifters are comparable to each other 
whereas the former has better insertion loss variation, smaller size and less number of 
massy components like FET switches and inductors. 
 
6.6 Summary 
Table 6.2 provides the performance characteristics of 2 bit 3 phase-state LC switched-
filter phase shifter, 3 bit conventional 2 phase-state high-pass low-pass phase shifter, 4 bit 
reflection type phase shifter in K. Nakahara’s paper and some of the reported lumped 
element phase shifters [13, 14, 18, 23].  
 
In conclusion, a novel MMIC 3 phase-state phase shifter is presented. It yields very 
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Chapter 7  
 




Phase shifter has important application in phased array system which addresses the need 
for reduced size, weight and cost. In recent years, because of the fast development of 
Monolithic Microwave Integrated Circuit (MMIC), there is a growing need for high-
performance, small, inexpensive and easily implemented phase shifter design. In this 
report, a novel 3 phase-state phase shifter of switched-filter type (Fig 7.1) is presented, 
which adds one more phase state to the conventional 2 phase-state phase shifter without 
increasing the size of each bit. The total size is successfully reduced as compared to the 
conventional one and the overall performance of the circuit is improved by reducing 












Fig 7.1 Simplified schematic of a 3 phase-state switched-filter type phase shifter 
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As described in the previous chapters, this novel MMIC 3 phase-state LC switched-filter 
phase shifter has the advantage of reducing the number of bits, switches and components, 
and thus decreases the size and the cost of the phase shifter which is an important factor 
for a planar array. The total RMS phase error of all 8 phase states in the first quadrant 
across the band of 8 GHz to 10 GHz is less than 1.05˚ and the insertion loss variation is 
less than 0.9 dB. The simulation results are also compared with conventional 2 phase-state 
phase shifter. It has very good performance on phase error and insertion loss variation in 
addition to the small size.  
 
7.2 Future Works 
The 3 phase-state LC switched-filter phase shifter has good performance except the return 
loss, which has the maximum value of 14 dB for single bit. This is because of the internal 
constraints of the LC switched-filter structure. Thus an area that one can explore into is to 
improve the LC structure to reduce the return loss. Another way is to design a 3 phase-
state phase shifter using the high-pass low-pass switched filters. Although this will 
increase the size of the single bit, the total size is still smaller than the conventional 2 
phase-state one and can achieve better performance. 
 
This design is implemented by HP MDS software using UMS foundry Ph25 process 
library. All the results presented are simulation results. By implementing the circuit 
design on MMIC level, the experimental results can be obtained as verification of the 
design.    
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A Novel MMIC 3 Phase-State Switched-Filter Phase Shifter
J. Yao, J. Ma, M. K. Haldar, and P. S. Kooi
Department of Electrical Engineering
National University of Singapore
10 Kent Ridge Crescent, Singapore 119260
Phase shifter is an important component of phased array system which may have thousands of
phase shift elements. Thus size and cost are very important factors when designing phase shifter. In
recent years, Monolithic Microwave Integrated Circuit (MMIC) addresses the need for reduced size,
weight and cost without compromising on performance. In this paper, a novel 3 phase-state phase
shifter of switched-ﬁlter type is presented which adds one more phase state to the conventional
2 phase states phase shifter without increasing the size of each bit. The total size is successfully
reduced to 2/3 of the old one and the overall performance of the circuit is improved by reducing
mismatch between each bit.
Figure 1. Simpliﬁed Schematic of a 3 phase-state switched-ﬁlter phase shifter shifter.
Figure 1 shows the simpliﬁed schematic diagram of a novel 3 phase-state switched-ﬁlter phase
shifter proposed in our design. The circuit takes into account of FET parameters as part of the
ﬁlter network so that the need to parallel resonate the oﬀ state capacitance can be eliminated.
By switching the switches in a suitable combination, the circuit behaves like three low-pass and
high-pass ﬁlters respectively. The value of the lumped elements and gate periphery of the switches
are all treated as parameters for optimization to get three diﬀerent phase states. By cascading two
of such bits with diﬀerent phase settings, 11.25◦, 22.5◦ of one bit and 33.75◦, 56.25◦ of another
bit, we can have continuous phase shift incremented in steps of 11.25 degree in the ﬁrst quadrant.
Thus the lower 3 bits of 11.25◦, 22.5◦, 45◦ degree in conventional design can be replaced by two
bits of the three-state phase shifter.
In conclusion, a novel MMIC 3 phase-state phase shifter is presented. It yields very signiﬁcant
improvement of size and also shows a good simulation result. The total RMS phase error of all 8
phase states in the ﬁrst quandrant across the band of 8 GHz to 10 GHz is less than 1.05 degree
and the insertion of loss variation is less than 0.9 dB. By reducing the total bit number, the return
loss is also much better than cascading three 2 phase-state phase shifters.
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